1.5V Square-Root Domain Band-Pass Filter With Stacking Technique

Yu-Shian Lin1 Department of Electronic Engineering, Cheng Shiu University
Gwo-Jeng Yu2 E-mail: giju@csu.edu.tw

Abstract— A low voltage square root domain filter based on the MOSFET square law is proposed. Through the verification of HSPICE simulation, the extendibility and the reliability of the design procedure are proven.

A design technique for current-mode square-root domain band-pass filter simulation in a 0.18 μm CMOS process. The basic building block consists of current-mode current mirrors, square-root circuit sand capacitors, the prototype of the band-pass provides tunable center frequency of 2.19-3.49MHz with bias-current-tunable, -33.9dB total harmonic distortion (THD), and approximately 1.77 mW power dissipation with a 1.5 V supply voltage. Advantages of the proposed filter include high frequency operation, electrical tuneability, low supply voltage operation, and low power consumption.

Keywords— stack technique, square-root domain, band-pass filter, current-mode circuit

1. INTRODUCTION

Recently, due to the characteristics of high-frequency operation and tuneability, many researchers have devoted themselves in developing log-domain and square-root domain filters. Log-domain filter originally proposed by Adams [1] is a nonlinear (exponential) mapping on the state variables of a statespace (SS) description of a linear transfer function. Frey [2, 3] utilized the exponential transformation of the state space description of a linear transfer function, in terms of bipolar circuits, to implement log-domain filters and in turn, was embedded in as forming part of a broader branch of structures by Tsividis [4]. Toumazou [5, 6] proposed a systematic synthesis method to implement log-domain filters based on “Bernoulli cell”. Germanovix [7] proposed a log-domain filter in terms of MOSFET circuits operated in weak inversion, but its operation is limited only to kilo hertz range. In order to improve the issue of Psychalinos [8], Yu [9] and Lopez-Martin [10,11] also adopted MOSFETs operated in saturation region to implement the square-root domain filters.

In this paper, a square-root domain filter scheme based on the MOSFET square law to implement the band-pass and is proposed. The aims are to establish an adjustable Q architecture and to increase the operation frequency. The presented circuits have the following merits: high frequency operation, tuneability, low supply voltage, and low total harmonic distortion. Moreover, this approach provides an alternative for realizing a low voltage continuous-time filter designed by standard digital CMOS technology and is suitable in system-on-a-chip (SOC) application.

2. PRINCIPLE AND ARCHITECTURE

The transfer function of a second-order band-pass filter can be expressed as

\[ H(s) = \frac{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2} \]  \hspace{1cm} (1)

By using the standard technique for creating companion-form dynamical equations, Eq. (1) is realized with the system described by the following equations.

\[
\begin{align*}
\dot{x}_1 &= -\omega_0 x_2 \\
\dot{x}_2 &= \omega_0 x_1 - \frac{\omega_0}{Q} x_2 + \left(\frac{\omega_0}{Q}\right) u \\
y &= x_2
\end{align*}
\]  \hspace{1cm} (2)

where \(x_1, x_2, y,\) and \(u\) are state variables, output
and input signals, respectively. If the node voltages $V_1$ and $V_2$ are assumed to be the state variables, $x_1$ and $x_2$, and a voltage signal $U$ denotes the input $u$, the Eq.(2) can be rewritten as
\[
\begin{align*}
CV_1 &= -C_0V_2 \\
CV_2 &= C_0V_1 - \left( \frac{C_0}{Q} \right) V_2 + \left( \frac{C_0}{Q} \right) U \\
y &= V_2
\end{align*}
\] (3)

where $C$ is a multiply factor. $CV_1$ and $CV_2$ in Eq.(3) can be regarded as the time-dependent current through the two capacitors $C$ connected from $V_1$ to ground and from $V_2$ to ground, respectively.

The drain current of a MOSFET transistor operated in saturation can be expressed as
\[
I_D = \frac{\mu_0 C_{ox} W}{2L} (V_{GS} - V_{th})^2 = \beta (V_{GS} - V_{th})^2
\] (4)

where $\beta$, $V_{GS}$ and $V_{th}$ are the device trans-conductance parameter, the gate-to-source voltage and the threshold voltage, respectively. Thus, the state-space equation becomes
\[
\begin{align*}
CV_1 &= -\sqrt{I_0I_2} - I_T \\
CV_2 &= \sqrt{I_0I_1} - \sqrt{I_0I_2} + \frac{I_0I_U}{Q} + I_T \\
y &= V_2
\end{align*}
\] (5)

According to Eq. (4), and supposing $Q=1$, the state equations in Eq. (3) can be written as
\[
\begin{align*}
CV_1 &= -\sqrt{I_0I_2} - I_T \\
CV_2 &= \sqrt{I_0I_1} - \sqrt{I_0I_2} + \sqrt{I_0I_U} + I_T \\
y &= V_2
\end{align*}
\] (6)

where
\[
\begin{align*}
I_1 &= \beta (V_1 - V_T)^2 \\
I_2 &= \beta (V_2 - V_T)^2 \\
I_U &= \beta (U - V_T)^2
\end{align*}
\] (7)

and
\[
\omega_0 = \frac{\sqrt{\beta I_0}}{C}
\] (8)

\[
I_0 = \frac{C^2 \omega_0^2}{\beta}
\] (9)

Note that $\omega_0$ is inversely proportional to the capacitance $C$ and is proportional to the square root of $I_0$; hence the cutoff frequency $\omega_0$ is dominated by the capacitance $C$ and $I_0$ is used to tune the cutoff frequency.

3. Circuit Implementation

Fig. 1 shows a circuit diagram of the proposed band-pass filter. The band-pass is realized by using current mirrors, three current-mode square-root circuit blocks and two capacitors. $V_2$ is the desired output voltage and $U$ is a DC biased input voltage. The MOSFET current-mode square-root circuit is used to obtain the square-root of two currents. The DC bias current $I_0$ is used for center frequency adjustment of this band-pass filter, whereas the current $I_{1s}$, $I_1$ and $I_2$ in the band-pass filter are related to the corresponding input voltages $U$, $V_1$ and $V_2$.

According to the MOSFET square law, the square-root of two current can be implemented by the current-mode square-root circuit as shown in Fig.2. The core circuit is composed of transistors M5, M6, M7 and M8. Assume that the aspect ratios of the transistors M7 and M8 are twice as many as M5 and M6, (i.e. $\beta_5 = \beta_6 = \beta$ and $\beta_7 = \beta_8 = 2\beta$) and the aspect ratios of transistors M12 and M13 are half as many as those of other transistors.

Hence from Fig. 2, we get
\[
V_{GS5} + V_{GS6} = V_{GS7} + V_{GS8}
\] (10)

\[
I_{SD7} = I_{SD8}
\] (11)

Based on Eq. (4), the source to gate voltages of transistors M5 and M6 can be expressed as
\[
V_{SG5} = \sqrt{\frac{I_1}{\beta}} + V_T
\] (12)

\[
V_{SG6} = \sqrt{\frac{I_2}{\beta}} + V_T
\] (13)

Alike, the drain currents of transistors M7 and M8 are equal to
\[
I_{SD7} = I_{SD8} = 2\beta \left( \frac{V_{SG5} + V_{SG6}}{2} - V_T \right)^2
\] (13)
Therefore,

\[ I_{SD8} = I_{SD9} \] (14)

\[ I_{SD9} = 0.5I_x + 0.5I_y + \sqrt{I_x I_y} \] (15)

Writing the KCL equation at the output node of this circuit, we can obtain

\[ I_{out} = I_{SD9} - (0.5I_x + 0.5I_y) \] (16)

which conforms the function of the current-mode square-root circuit operation.

4. SIMULATION RESULTS

Fig. 3 illustrates the simulated result of the current-mode square-root circuit while \( V_{DD} = 1.5V \), \( I_x \) and \( I_y \) are a triangle wave current with values between 10 μA and 50 μA and a 50 μA DC current, respectively.

The circuit diagram of second-order band-pass filter is shown in Fig. 1. The simulated frequency responses of the band-pass filter with \( V_{DD} = 1.5 \) V, \( C = 5 \) pf, \( Q = 1 \), while \( I_0 \) is changed from 30 to 50 μA, and simultaneously shows tuning of the center frequency \( f_0 \) from 3.69 to 5.49 MHz of the band-pass filter, shown in Fig. 4.

The total harmonic distortion (THD) with a 4MHz 100mV peak-to-peak sinusoid is 1.67%. The specifications of second-order low-pass filter are shown in Table 1.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Simulation conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Filter order</td>
<td>2</td>
</tr>
<tr>
<td>Technology</td>
<td>TSMC 0.18μm</td>
</tr>
<tr>
<td>Supply voltage</td>
<td>1.5V</td>
</tr>
<tr>
<td>Load capacitance</td>
<td>5 pf</td>
</tr>
<tr>
<td>( I_0 )</td>
<td>30ua, 40ua, 50ua</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Simulation results</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{3dB1} ), ( f_0 ), ( f_{3dB2} ) (( I_0=30)ua)</td>
<td>2.19 MHz 3.69 MHz 6.16 MHz</td>
</tr>
<tr>
<td>( f_{3dB1} ), ( f_0 ), ( f_{3dB2} ) (( I_0=40)ua)</td>
<td>3.00 MHz 4.74 MHz 7.38 MHz</td>
</tr>
<tr>
<td>( f_{3dB1} ), ( f_0 ), ( f_{3dB2} ) (( I_0=50)ua)</td>
<td>3.49 MHz 5.49 MHz 8.37 MHz</td>
</tr>
<tr>
<td>power dissipation</td>
<td>1.54mW, 1.63mW, 1.77mW</td>
</tr>
<tr>
<td>THD (( V_{PP}=0.1V ))</td>
<td>1.71%, 1.67%, 1.95%</td>
</tr>
<tr>
<td>( f_{3dB} ) tuning range</td>
<td>2.19 MHz–3.49 MHz</td>
</tr>
</tbody>
</table>

5. CONCLUSION

In this paper, based on the MOSFET square law, on square-root domain band-pass filters is proposed. Band-pass filter operating at 1.5V power supply voltage has been fabricated in 0.18 μm CMOS technology; demonstrating the center frequency \( f_0 \) is not only attainable at megahertz frequencies but also tunable electronically.

The proposed circuit, thus, has the advantages of operating at high frequency, at low supply voltage operation with low power consumption. Furthermore, the proposed filter implemented via standard digital CMOS technology offers a suitable solution for system-on-a-chip (SOC) application.
REFERENCES